I. INTRODUCTION
MMCs are considered as the next generation DC/AC converters for medium/high voltage (MV/HV) motor drive applications due to their transform-less structures, high efficiency, and modularity [1] [2] [3] [4] [5] [6] [7] [8] . The required submodule capacitor size for a given voltage fluctuation is proportional to the current ripple and inversely proportional to the AC output frequency. For the motor drive application, the main challenge is at low output frequency [9, 10] . At low frequencies, the machine driven by an MMC typically experiences unstable AC voltages due to very large dc voltage fluctuations across each submodule capacitor. Although using a large size capacitor can, to certain degree, reduce the large capacitor voltage fluctuation to prevent drive malfunction, MMC will become excessively large in volume and the cost of the drive increases significantly. In spite of large size capacitors, the capacitance is still not sufficient and not able to generate the desired output AC voltage in operation at even lower frequencies (for example, 1~5Hz). Hence, a capacitor sizing model is necessary, which can accurately determine the minimum required capacitance of the submodule capacitors and achieve high performance of the variable speed drive systems using an MMC topology.
Existing work on capacitor sizing for MMCs has a focus on the utility frequency (60 Hz) or above [11] [12] [13] . Merlin has proposed an effective mathematical model that can estimate the minimal size for the submodule capacitors for higher frequency range [11] . Isobe analyzed and estimated that the dimensional size of the capacitor can be about 34 % of the conventional design the MMC-based STATCOM [12] . However, these models don't consider the capacitor sizing at low frequencies. The existing capacitor voltage ripple reduction techniques at low frequencies are based on the removal of low-frequency components in the capacitor voltage ripple by introducing a common mode voltage injection at the ac-side voltage and a circulating current control in the phase-legs of the MMC [2] [3] [4] [5] [6] [7] . Among these techniques, the square-wave common mode voltage injection method is verified as the most effective way to reduce the capacitance of the submodule capacitors [3, 5] . However, little existing work reports how to estimate the minimum capacitance of the submodule capacitor for the variable speed drive systems using an MMC topology. The contribution of this paper is to establish an optimal submodule capacitor sizing model to estimate the submodule capacitor voltage ripple and the minimum capacitance based on the square-wave common mode voltage and circulating current control technique. This paper is organized as follows: Section II reviews the circuits and modeling of MMCs. Section III introduces the principles of capacitor ripple reduction method based on the square-wave common mode voltage injection and circulating current control method at low frequencies. Section IV proposes an optimal submodule (SM) capacitor sizing model to accurately calculate the capacitor voltage ripple, and then identify the minimum capacitance to meet the desired maximum voltage deviation under certain power rating condition. Section V presents both computer simulation and HIL test to verify the model and algorithm using a three-phase load. Fig. 1 shows a three-phase MMC inverter with a threephase RL load. The MMC circuit consists of two arms per phase-leg where each arm includes N series-connected identical SMs, and a series inductor called the arm inductor. The SMs on each arm are controlled to generate the required ac output voltage. The purpose of the arm inductor is to suppress the high-frequency components in the arm current. The SMs of an MMC can be realized by the half-bridge or chopper-cell, the full-bridge or bridge-cell, the unidirectional cell, the clampdouble circuit, the three-level converter circuit, and the fivelevel cross-connected circuit. The most common SMs are the full-bridge and half-bridge topology. The half-bridge topology is used for the SM design in this work. The half-bridge topology only contains two switches, which results in a lower number of components and higher efficiency for the MMC. The output voltage vx of the SM is either equal to its capacitor voltage vc or zero, depending on the switching states of the SM. The two switches of each SM are a complimentary pair, which results in two different switching states. The two different switching states are demonstrated in Fig. 2 . In state 1, the top switch is on and the bottom switch is off. In this case, the output voltage vx is equal to the capacitor voltage Vc. In state 2, the top switch is off and the bottom switch is on. In this case, the SM is shorted and the output voltage is zero. State 1 is called the inserted state as the SM provides its voltage to the output. State 2 is the bypassed mode as the SM allows current to flow through without providing any voltage to the output. The dead-time state occurs between states 1 and 2, and both switches are off and the output voltage of the SM depends on the direction of the current. The circulating current iz is equal to half of the summation of the upper arm current ip and lower arm current in [1] [2] [3] [4] [5] [6] :
II. CIRCUITS AND MODELING REVIEW OF MMCS
The output current can be calculated based on (1) and (2): (4) By applying the Kirchhoff's Voltage Law (KVL), the mathematical equations that demonstrate the dynamic behavior of the single-phase MMC are:
Subtracting (6) by (5), the output voltage vo can be expressed in (7) . It can be seen from (7) that the output voltage is related to the difference between the upper and lower arm voltages, the arm impedance, and the output current. (8) can be obtained by adding (5) to (6) . This equation explains the necessity of the arm inductors. Without the arm inductor, there would be huge circulating currents in the dc bus and three phase legs as the total voltage of each individual phase leg may not be equal to the bus voltage for an MMC. One control goal of MMC is to maintain the total voltage of each phase leg as close to the bus voltage as possible to reduce the circulating current. 
B. Principle of Voltage Ripple Reduction at Low Frequencies
In an MMC, circulating currents are caused by the voltage variations of the SM capacitors. As discussed in the previous section, under low frequencies, a square-wave common mode voltage injection method is used to minimize the voltage ripples of the SM capacitors in this paper. In addition to the common mode voltage injection, a circulating current control is implemented as well. The common mode voltage injection method is only applied for low frequency operation. Fig. 5 shows the diagram of circulating current control and common mode voltage injection under low frequency operation for a single phase MMC operation. is the upper arm current, is the lower arm current, is the circulating current command, is the phase voltage command, and is the common-mode voltage. By using the square-wave common mode voltage injection, and are defined as:
where is the frequency of the common-mode voltage.
According to paper [5] , fcom should be larger than the fundamental frequency to achieve smaller voltage fluctuation of capacitors. Meanwhile, fcom is smaller than the carrier frequency to achieve better controllability of the output 
IV. OPTIMAL CAPACITOR SIZING MODEL AND ESTIMATION ALGORITHM
Based on the circuit diagram in Fig. 2 , the total power of the upper arm pp using common mode voltage injection and circuiting current control can be expressed as: (13) As discussed in the previous section, the circulating current command is generated based on the injected common mode voltage, output voltage command, and the output current feedback. Since the frequency of the output voltage and output current is lower than that of the injected common mode voltage, the cycle of the common-mode voltage is the periodic cycle of the power pp. The energy fluctuation over one cycle of the upper arm capacitors can be computed as (14) All the capacitor voltages are identical when the system operates at a steady state. It is also known that the energy fluctuation of the total 6 upper arm capacitors can be calculated approximated as (15) where is the maximum capacitor voltage and is the minimum capacitor voltage. The magnitude of the capacitor voltage ripple is and the average capacitor voltage is .
Based on (3) and (4), the energy difference of the upper arm capacitors should be identical, then the difference of the two equations will be zero. Combining these two equations, the following equation can represent the voltage ripple of the upper arm capacitors. The minimum capacitance is computed from the most critical condition, i.e., fout = 0 Hz. The capacitor voltage ripple will reach maximum value at fout = 0 Hz where the arm current is a constant value and all the SM capacitors are either in charging or discharging state individually under V/f control. Therefore, the minimum capacitance can be calculated as follows: (18) A flowchart in Fig. 6 shows how to estimate the capacitor voltage ripple based on the system parameters such as the dc bus voltage and output current. By selecting the submodule capacitor Csub and the magnitude and frequency of the injected common mode voltage Vcom & fcom, the arm energy fluctuation E can be calculated. Using (15), the capacitor voltage ripple can be estimated. On the other hand, the minimum value of the capacitance for the SM capacitors can be calculated using the method shown in Fig. 7 . Based on the system parameters, the capacitor voltage ripple boundary and injected common mode voltage are selected. Then the single arm energy fluctuation E and the minimum capacitance can be calculated. 
V. SIMULATION VERIFICATION AND ANALYSIS
Matlab/Simulink simulations and real-time HIL tests using a three-phase MMC with a three-phase RL load have been done to verify the proposed estimation algorithm using the equations discussed in the previous section. In the simulations, the dc bus voltage is 7 kV, and the RMS value of the output current of each phase is 141.4 A. Fig. 7 shows the HIL test setup including a DSP (Texas Instrument TMSF28377D), a FPGA (Altera Cyclone IV EP4CE115F29C7N) and a Real-time simulator (OPAL-RT). The upper level control including the current close loop and low frequency controls were implemented in the DSP. The voltage sorting and PWM generations were implemented in the FPGA. The MMC and the power electronic circuits were modeled and simulated in the Real-Time simulator. The simulation step size was s. Table I shows the key system parameters both in Matlab/Simulink and HIL tests. 
The HIL tests using the real-world controllers were also conducted to verify the proposed algorithm. The parameters of the MMC circuits and operation conditions were same as in the Matlab simulation. The common voltage magnitude was selected as 2700 V and the common voltage frequency was 400 Hz. Table II shows the capacitor voltage ripple at low output frequency based on the estimated, Matlab simulation and HIL test results. The average error between the estimated and simulated capacitor voltage ripple is approximately 2%, and is 2.5% between the Matlab simulation and the HIL test. The increased error introduced by the HIL test is due to the lower simulation time step of the Real-time simulator, which is the limitation of the real-time simulation. Fig . 13 shows the relationship between the capacitor voltage ripple and the estimated capacitance at the worst condition (fout = 0 Hz) based on the following parameters: Vdc = 7 kV, Iout(RMS) = 141.4 A, and Vcom = 1500 V. The figure indicates that the minimum capacitance of the SM capacitor should be set as around 825 μF, which will meet the required voltage ripple range 10%. The calculation of the capacitance is shown in (19). At 0 Hz, for machine drive applications, the initial phase voltage command is selected as 5% to 15% of the rated voltage. In this work, the rated voltage is 3500 V as the dc bus voltage is 7 kV. In the calculation, the initial phase voltage command is set to 400 V.
μF
(19) Fig. 14 shows the system response based on the Matlab simulation including the fundamental frequency, output current and the voltage ripple of one of the SM capacitors using the minimum capacitance (837 μF). The output frequency starts at 0 Hz, then it goes up to 30 Hz at 1 second and maintains at 30 Hz for about 0.2 second. The frequency ramping is simulated for the start-up performance of a three-phase electric machine. In this paper, the fundamental frequency under 30 Hz is considered as the low frequency range, only frequency below 30 Hz is simulated. The magnitude of the output current is controlled at 200 A for the entire frequency range. By selecting the minimum capacitance for the system, the maximum voltage ripple based on the simulation is 12%. The simulation was conducted in a discretized environment, which is not a continuous environment. Sampling, control cycle and delays were implemented in the simulation, which makes the simulation closer to experimental test condition. The simulation results verify the minimum capacitance estimation algorithm. 
VI. CONCLUSIONS
This paper proposes an optimal capacitor sizing model that estimates the minimum capacitance of the submodule capacitor for a MMC variable speed drive system during the low frequency operation using a square-wave common mode voltage injection and circulating control method. The derived equations for the submodule capacitor energy show that the magnitude of the capacitor voltage fluctuation can be computed and estimated based on the energy fluctuation. In addition, the minimum capacitance of the SM capacitor can be computed and estimated as well. Both Matlab simulation results and real-time HIL test results verify the optimal capacitor sizing model and estimation algorithm. The results demonstrate that the error of the voltage ripple is within 3% between the actual and estimated values for various output frequencies. The power circuits of the MMC are under construction. More experimental test results on the MMC circuits will be included in future publications.
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